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SUMMARY 
The potential advantages of large-scale integration will be gained o r  lost  by the system packaging 
engineer. To fully realize these advantages it is necessary to  move in the direction of physically integrating 
the whole system. Just  a s  the interconnection of circuits in a piece of silicon is the key t o  LSI, s o  a r e  
thevarious levels of interconnection in a system the key to  its integration. The improved packing density 
brought about by the systematic application of the physical integration philosophy is quantitatively given. 
The way in which LSI influences the packaging of circuitry which cannot be realized in LSI fo rm is also 
discussed. 
SOMMAIRE 
Les avantages que prgsentent l'inte'gration s u r  grande gchelle (LSI) ne peuvent e t re  exploit& que 
par  l'ing'enieur char& de l a  configuration des systGmes. Pour t i r e r  pleinement par t  de ces  avantages, il 
faut envisager l'intkgration physique de l 'ensemble des systemes. Les  raccords  entre c i rcui ts  dans 
une b a r r e  de silicone constituent l e  probleme essentiel de l a  LSI, de l amgme fason, l a  clef de lvint6gration 
d'un syst6me dans l a  dkfinition des differents niveaux de s e s  raccords.  Les  progrgs rGalis6s dans l a  
miniaturisation gr$ce a l'application systgmatique de l a  philosophie de l'intggration physique font l'objet 
d'une description quantitative. Cet expos6 s ' in teresse  aussi  2 l'influence de l a  LSI s u r  l e s  c i rcui ts  "dans 
l a  masse," que l'on ne peut rgal iser  sous l a  forme LSI. 
INTRODUCTION 
The potential advantages of large-scale integration will be gained o r  lost  by the system packaging 
engineer. Some of these advantages seem obvious, such as  a savings in weight. However, it will be 
shown that LSI can be exploited to a much greater  degree than immediately obvious, through good system 
packaging, o r  what we prefer  to call system physical integration. 
The potential advantages of LSI a revery  interrelated and i t  is impossible to discuss one fully without 
reference to  the others. F o r  example, the fact that LSI will consume l e s s  power for a given function can 
be translated into a weight savings in power supplies, voltage regulators, power transmission wires, 
electrical  generators,  thermal  cooling equipment, and eventually even in the aircraft  o r  vehicle f rame  
itself. Thus a savings of power in the logic of an a i r  o r  spaceborne computer represents a considerable, 
but not completely obvious, saving in craft weight. 
A l ist  of the advantages we may expect to gain through the knowledgable exploitation of LSI is a s  
follows: 
I .  Reduced weight and volume a re  particulary avantageous in mobile and spaceborne systems. 
2. Shorter connection paths produce proportionately shor ter  signal time delays. 
3. Shorter connection paths a r e  l e ss  susceptible to noise. 
4. Shorter connection paths have l e ss  s t ray capacitance and rnay have l e ss  resistance and 
inductance. 
5. Less  system power is required to drive the lower connection path capacitance. 
6. Although total system power will be lower, power density will be higher. This can actually 
be an aid in removing heat. For  example, if heat is removed by conduction, a shor ter  heat 
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path means that it can also be of smal ler  c ross  section for a fixed heat flow and temperature 
drop. 
7. Improved reliability is made possible through the use of batch processes to malie intercon- 
nections which previously would have been made by wire bonding, soldering, welding, etc. 
8. Reduced cost. 
Cost deserves special attention in the above list. Cost represents  a common denominator for  measuring 
improvement resulting from gaining the other advantages cited. The example above regarding the 
relationship between power and weight savings makes it evident that a system use r  cannot just say  that 
cost savings can be calculated in t e r m s  of the difference in cost between one LSI circuit  and a handful of 
l e s s e r  integrated circuits which could be interconnected to  perform the same function. Furthermore,  he 
cannot get a complete cost picture by comparing a system made with LSI against an older system, unless 
he also considers the cost of using, repairing, and transporting the system for  its lifetime. 
Reduced volume (or  increased packing density) is a common denominator for  realizing the advantages 
cited above. F o r  example, a reduction in system volume will result  in shor ter  connection paths and the 
benefits of lower capacitance, shor ter  delays, etc. It may also allow the substitution of one technology 
for  another, such a s  an epoxy-glass multilayer wiring board in place of a wire-wrap field which will in 
turn reduce system volume more.  It is therefore reasonable t o  expect that efforts to make systems 
smal ler  may be rewarded by gains in many o r  all of the advantage a reas  cited. 
DEFINITIONS 
The t e rms ,  large-scale integration and packaging, a r e  described below in a somewhat res t r ic ted 
sense, which suits the needs of this paper. 
Large-Scale Integration 
The t e r m  LSI, o r  large-scale integration, can be considered a s  a level of complexity in  a single 
silicon chip. LSI is defined a s  a silicon chip containing the equivalent of 100 o r  more  gates. Obviously 
this makes little sense when talking about a semiconductor LSI memory, but we can rationalize this by 
accepting the idea that 600 o r  700 components in  a chip is equivalent in complexity to 100 gates. 
Packaging 
The t e r m  packaging can be applied to a wide range of activities. It can be used for putting res i s to r s  
in a carton for shipping, for designing a TO-5 can and putting a transisitor chip in i t  for  physical protection, 
o r  for the physical design and assembly of a complete electronic system. This paper will discuss the 
latter two aspects of packaging. The t e r m  packaging will beused hereinafter for the design of a protective 
unit (package) and the act of mounting a component, integrated circuit chip, LSI chip, multiple semiconductor 
chips o r  unprotected hybrid circuit in it. A t e r m  for the physical design and assembly of an electronic 
system is discussed below. 
Physical Integration 
In order to focus on the new emphasis required for the physical design of systems incorporating 
new components such as  LS1 and hybrid circuits the t e r m  integration'hilill be used, The t e r m  
alludes not only to integration in a material  sense, but also to integration based on applicable physical 
laws applied to the system a s  a whole. For  example, the designer of a system connector must consider 
not only such things a s  connector size, resistance, and reliability, but also whether i t  will contribute to 
system heat t ransfer  and structural  integrity. 
The human nervous system i s  a good example of a physically well integrated system. Of course 
economics and repairability place l imits on building such a system even if we had the technology. Physical 
integration will require that system designers apply their  knowledge of logic, device physics, materials,  
heat transfer,  high-speed data transmission, electromagnetic interference, reliability, repairability, and 
testing concepts. All these factors must be considered and compromises must be made to achieve future 
system goals. 
The complexity of these tradeoffs is more evident when we realize that a study of heat t ransfer  
alone must consider thermal  properties of materials,  thermal interfaces at mechanical and electrical  
joints, the distribution of thermal sources  and sinks, device dissipation, device temperature r i s e  versus  
reliability, and cooling methods available. 
DISCUSSION 
Single-Chip Packaging and Interconnection 
This section deals with the interconnection of packaged LSI circuits using conventional interconnection 
methods. LSI circuits can be purchased in three  basic forms: 
1. In a commercial  package such a s  the 24-lead dual-in-iine package (DIP) shown in  Figure 1. 
2. In a space saving package such a s  the flat pack shown in Figure 2. 
3. As bare  chips. These chips may be provided with beam leads o r  bumps and may also be 
provided with a protective coating such a s  glass o r  silicon nitride. 
In Figure 3 we s e e  dual-in-line packaged LSI and smal l  integrated circuits a r e  plugged into awire-wrap 
board. In this board, power and ground a r e  provided through the printed circuits on both sides. The LSI 
package i s  large for  two reasons, f irst ,  to provide two rows of 18 pins which a r e  on 100-mil centers, and 
second, to  provide enough surface a rea  t o  dissipate the 600 milliwatts required by the scratchpad memory 
chip. In many cases  the LSI chip power dissipation will not be this high. A smal ler  quad-in-line package 
may well be developed with leads on a 100 mi l  grid to  package lower power LSI. 
Looking again a t  Figure 3 i t  can be seen that seven LSI packages can be put in the same  space 
required for 24 sixteen-lead DIPS. If we assume that each DIP contains four gates and that each LSI 
package contains a minimum of 100 gates (equivalent), we find that LSI has  allowed u s  to interconnect 700 
o r  more  gates where previously 96 would have been interconnected. 
We might also look at a system consisting of flat packs on a multilayer wiring board. Figures 4 
and 5 show such a board interconnecting dual-NOR gates packaged in 10-lead flat packs. Tight packing 
will allow about seven of these flat packs to be interconnected on one square inch of multilayer wiring 
board. 
A square LSI flat pack with 36 leads on-50-mil centers will require one square inch of multilayer 
board for interconnection. See Figure 6 .  Here LSI has allowed us  to  put 100 o r  more  gates in  the same  
a r e a  that would be occupied by 14 gates in  dual-gate flat packs. Table I summarizes  these comparisons 
in  i t s  f i rs t  four entries.  
In the previous example we might question the effect of using a LSI package with leads on 25-mil 
centers instead of 50. We have assumed a multilayer wiring board is being used for interconnection, 
Normal design of such a board would call  for a 50 mil  center through hole spacing if  space were allowed 
for one conductor to be run between holes on each layer. The net result  is that, even i f  the LSI package 
is made appreciablly smal ler  by using a smal ler  lead spacing, the restriction on through-hole spacing 
will st i l l  require that almost one square inch of multilayer board a rea  be devoted to interconnecting each 
package. A general lesson to be learned f rom this example i s  that one must consider the means of 
interconnection before one can truly predict the volume saving made possible by LSI on a system basis, 
This example also indicates that an improvement in LSI package volume may not be passed on a s  a system 
saving unless the interconnection problem is successfully attacked, too. 
LST. a Building Block for Physical Integration 
The pr ior  discussion has demonstrated the limited increases  in packing density that might be achieved 
by using individually packaged LSI instead of conventional. integrated circuits, and applying conventional 
interconnection techniques. We may ga.in some insight into wha.t'can be done to increase packing density 
on a system basis by examining LSI itself to  see  what makes i t  s o  attractive. The immediate and somewhat 
superficial answer is because many packages a r e  replaced by one package, many interconnections a r e  
eliminated, and many of those connections that remain a r e  on the chip itself, which reduces cost and 
increases  reliability. 
Perhaps  more  basic to the success of LSI, and indeed the reason for  its name, is the fact  that all 
pa r t s  of the LSI chip serve multiple basic functions. The components and interconnections in a LSI s t ructure  
compose only a smal l  par t  of the volume of a chip, however, the remaining par t  of the chip contributes to  
its overall  strength and thermal  dissipation, the pr ime functions of the l a rge r  par t  of the otherwise unused 
silicon. We might conclude that the design of pa r t s  of a systern to serve two o r  more  basic functions is a 
desirable guide in working toward a "physically integrated" system. 
Table I 
Comparison of equivalent gate packaging density 
for  various circuits,  packages, and interconnection methods. 
LSI Circuit 
(100-Gate Equiv.) 
2 Gates 
Equivalent Gates 
per  cubic inch 
including inter- 
connections 
6 
LSI Circuit 
(100-Gate Equiv. ) 
Interconnection 
Method 
Wire-wrap 
Circuit  
4 Gates 
Package 
16-Lead Dual-in-Line 
10-Lead Flat  Pack Epoxy-glass Multi- 
layer Wiring Board 
36-Lead Flat  Pack Epoxy-glass Multi- 
layer Wiring Board 
9 LSI Circuits 
(900-Gate Equiv.) 
PHYSICAL DESIGN FEATURES 
45 LSI Circuits 
(4500-Gate Equiv.) 
Physical design, in the most basic t e rms ,  consists of designing for the electrical  interconnection of 
components, extraction of heat, and mechanical integrity in a specified environment. One must  bear  in 
mind at all t imes the t rade offs between these a reas  while evolving a design. System logic designers 
must consult with the people responsible for  the physical design and realization of the system and with 
the LSI vendors,in the conceptual phase, to achieve the goals of physical integration, A good system 
design can only be achieved if good compromises a re  made in the a reas  of LSI design, system electrical  
design, and system physical design. 
Multichip LSI Package 
Interconnections 
Epoxy-glass Multi- 
layer  Wiring Board 
5 Multichip LSI 
Packages 
In a previous example it was shown that designing with smal ler  LSI packages than presently available 
(with leads on 25-mil centers) would save little o r  no space in a system unless the interconnections (in 
the example a multilayer wiring board) could be made compatible with the package. Beyond this,  it can 
be flatly stated that interconnections make up the majority of the volume in present-day electronic systems. 
This fact  alone compels one to study the interconnection problem. 
Riser  Pin System 9000 
Interconnections a re  best when eliminated. If this i s  not possible, permanent interconnections a re  
preferred to demountable ones, Unfortunately, the need for repair, modification, economy, and electrical 
test preclude this ideal situation. A s  a compromise situation we must resort to partitioning a piece of 
equipment or  system into manageable portions which may be interconnected by demountable connections. 
Good partitioning requires the cooperation of the electricad, I,Sl, and physical designer. For  example, 
increasing the number of gates in a LSI chip may reduce the leadlgate ratio. However, the number of 
lead connections which can be made to a chip i s  a function of the chip periphery length, while the number 
of gates that can be put on a chip i s  a function of area. Of course there are, and always will be, technology 
limits on how big a chip can be made and packaged. These variables leave considerable room for  tradeoffs. 
As another example of an area for designer compromise, it might be desirable to use ser ial  instead of 
parallel transmission to reduce interconnections. Such a change may or  may not be compatible with 
system speed requirements. 
When analyzing a system from a physical integration point of view it is helpful to consider the 
levels of interconnection in the system and the method of connection. A complex system may have 4 ( or  
possibly more) levels as  listed below: 
Level 1 - can be represented by interconnections in a hybrid circuit. Interconnections a r e  
usually non-repairable. A failure in a component would require replacement of this level as  the 
unit i s  not repairable. 
Level 2 - can be represented by a multilayer wiring board, o r  cordwood welded matrix 
interconnections. Connections a re  semipermanent. Repairs can be made at the fabricatio.1 facility. 
Level 3 - can be represented bv pin connectors with a wire-wrap field interconuection. 
Connectors a re  demountable and therefore a replacement module can easily be installed. 
Level 4 - can be represented by a cable and connectors interconnecting subsystems. These 
connectors a r e  demountable and therefore subsystems can be replaced easily. 
These defined levels of interconnection aid in dividing the physical integration problem into portions 
of managable size at the hazard of neglecting the effect that a decision made in one area will have in the 
other areas. Keeping this hazard in mind, the physical designer must consider for each level the items 
listed below: 
1. Heat transfer within each level and to the next level. 
2. Type of connection or connector. 
3. Type of interwiring. 
4. Partitioning for aminimumnumber of connections, ease of testing, and ease and cost of repair. 
5. Ability to stand environmental s t resses .  
6. Reliability. 
7. Volume. 
8. Weight. 
9. Cost. 
Mechanical Integrity 
The environmental conditions under which a system may be required to operate vary over a wide 
range. Ground-based computers may be in environmentally controlled rooms isolated from all but the 
mildest vibrations. Spaceborne computers may be required to operate reliably under severe shock, vibration, 
and temperature excursion conditions in a vacuum as well as under atmospheric conditions, Care i s  
required in the selection of materials for matched thermal expansion and, if this i s  not possible, methods 
of s t ress  relief must be built in. Substantial amounts of material may have to be added for structural 
rigidity. Everything must be held firmly in place with screws, cement, potting, etc. A physical designer 
should repeatedly ask himself whether the material added for mechanical integrity can also be made to 
act effectively to help solve the heat transfer problem and/or double as part of a connector structure. 
Heat Transfer 
The higher packing densities possible with LSI imply a significant increase in heat dissipation per 
unit volume despite the fact that the power per function i s  reduced. The cooling technique for a particular 
system must take into account coolants already available. For  example, cooling air might easily be bled 
from a jet-engine compressor. One should design for a minimum weight of the electronics and cooling 
system taken a s  a whole, particularly for spaceborne and airborne systems. The ability of the cooling 
system to remove large amounts of heat from small volumes i s  important to  prevent hot spots. For  high 
power density equipment, cooling by liquid flow or  cooling by boiling might be considered. Thermoelectric 
cooling and heat pipes should be considered for hot-spot control. It is of course advantageous if material 
added for thermal control doubles either as  a structural member or  a s  part of a connector. 
LSI IN SPACEBORNE COMPUTERS 
The remainder of this paper deals with a practical application of the physical integration philosophy. 
A method for utilizing LSI in an aerospace system will be presented. 
Multiple Chip Packages 
It i s  already common practice to interconnect several integrated circuits in one package. This is 
the level 1 interconnections previously discussed. LSI has put these interconnections right on the silicon 
chip. We will call  interconnections on the chip level 0. Because interconnections typically take more 
space at higher levels, it would seem wise to make use of level-1 wiring instead of omitting this level 
and going directly to level 2. This suggests a multichip LSI package. The resulting savings in space and 
number of connections i s  obvious. The immediate reaction to such a proposal might be an objection to 
the cost of a multichip LSI package which must be thrown away i f  an internal failure occurs. One must 
balance this against weight and volume savings and improved reliability. We believe'in the advantage of 
the multichip approach and have proceeded to develop this idea and to study i ts  impact up to the system 
level. 
The first  practical questionis how to provide enough LSI chips in one package to allow some system 
partitioning flexibility. A limitationis the fact that aconservative, high-reliability approach still demands 
that the LSI chips be placed in a hermetic package, and it i s  difficult to  seal packages larger than about 
one-inch square. The solution to this problem should provide LSI chip interconnections which also serve 
as  a structural member and/or as  an aid to heat transfer. 
One solution utilizes a product which has recently become available. This i s  a ceramic multilayer 
wiring board. In many respects it is like an epoxy-glass multilayer wiring board. It is different in a few 
important areas. A ceramic multilayer wiring board conducts heat well because the dielectric i s  alumina. 
The alumina can also serve as part of a hermetic package. Also, conductor paths and through holes can 
be made in smaller geometries in ceramic boards than in epoxy-glass multilayer wiring boards. 
The board as  shown in Figure 7 is one-inch square, can accommodate nine 140-mil-square LSI 
chips with 36-lead pads each, and has 72 inputloutput pins. Up to ten layers of circuitry can be provided 
in the board. The internal tungsten, platinum, or  moly-mangmese wiring has a sheet resistance of about 
0.01 ohm per square which means that a one-inch long conductor ten-mils wide would have a resistance 
of one ohm. The alumina layer between wiring planes i s  typically five- to ten-mils thick. The metallized 
ring inside the 110 pads can be used for applying a hermetic aover. 
The number of 110 pins for the package caii be changed by changing from a square to a rectangular 
form factor and/or by adding a second row of 110 pins around the periphery. The pins shown a r e  brazed 
into blind metallized holes in the ceramic plate. Other I /O pins or  tabs may be used. For example nail 
head pins can be butt brazed to metallized pads on the bottom surface of the ceramic thereby removing 
the requirement for holes in the ceramic. Or if metallized holes are  provided through theceramic,pins 
c a n  be swaged into the plate cold o r  they can be heated during the swaging process using a resistance 
welder. We must look at the next level of interconnecl-ions (level 2) to select  which option is best. 
This package can hold and interconnect the equivalent of 900 o r  more gates. Figure 8 shows how 
these packages can be interconnected to form a module using an epoxy-glass multilayer wiring loarci. 
Heat is removed from the package by conduction to  a pillar, a part  of the structural  plate which extends 
through the epoxy-glass multilayer wiring board. A module built in this way would have an effective 
electronic density of 2310 gates pe r  cubicinch which is more than a factor of four better than that achieved 
with individually packaged LSI chips. See table 1. We have neglected the module mounting hardware and 
input/output connections to  the module a s  in previous examples. 
Level of Wiring, Key to  a New Module 
In the preceding example we made the obvious choice of using an epoxy-glass multilayer wiring 
board to  interconnect multichip LSI packages. Epoxy-glass boards a r e  of limited value a s  a heat t ransfer  
medium o r  structural  member  under high mechanical- s t r e s s  conditions. The obvious next question is 
how to  change this level of interconnection to  a more  effective system which will provide better heat 
transfer,  o r  mechanicalintegrity, orboth. Level-0 and level-1 interconnections have beenmade on paral le l  
planes. It would be advantages to  make level-2 interconnections in the third dimension t o  prevent our 
subsystems from taking on the fo rm factor of a large thin slab. 
Figure 9 shows one method of accomplishing this goal. Here five multichip LSI packages a re  stacked 
and joined by oven-soldering the pins from one package to  the next lower package in the stack. Separate 
electrical  connections can be made to the pin and corresponding hole in the multichip LSI package, o r  
e lse  they can be made electrically common. Repairs can be made by removing a defective multichip LSI 
package and replacing it. The pins provide both mechanical integrity and an excellent heat t ransfer  path 
vertically through the module. 
Thermal calculations show that this module can easily dissipate five watts. These calculations 
were  made assuming that a 0.7 x 0.7-inch 5 0 ' ~  sink is in good thermal contact with the bottom multichip 
LSI package in the stack. Only cooling by conduction was assumed. The temperature differential between 
the heat sink and the center of the top multichip LSI package was found to  be about 2 5 O ~ .  
The r i s e r  pins se rve  both the interconnection function of the epoxy-glass mulitlayer wiring board 
and the heat t ransfer  function of the heatsinks shown in Figure 9. As a result  this module can achieve an 
electronic density equivalent to  9000 o r  more  gates pe r  cubic inch if we again neglect connections to the 
next level of interconnection. This is a factor of four gain over the multichip-LSI package interconnected 
using a multilayer epoxy-glass wiring board. Table 1 shows that this is more than an order  of magnitude 
gain in volume efficiency over individually packaged LSI circuits interconnected by an epoxy-glass wiring 
board. 
Interconnecting the LSI Module 
The module assembly is an expensive item. In many instances ease  of equipment repair  will require 
that the module be connected in the system with a demountable connector. In other applications, weight 
and space may be at such a premium that repairability may have to be sacrificed, An extreme case  
would be a deep-space probe where repair  i s  not possible after the mission has started. Therefore,  two  
possible methods for connecting modules to the next level of interconnections will be shown. We have 
chosen an epoxy-glass multilayer wiring board a s  the interconnection method, 
Figure 10 shows the LSI module in a Malco pin connector assembly. Malco pins on 100-mil centers  
were chosen because of their proven reliability. A heat path i s  provided to the main f rame through the 
connector by cementing the LSI module to the connector housing and making a p ressure  grease  joint 
between the connector housing and plate. Connectors a r e  available with contacts on 50-mil centers 
which would use appreciablly l e ss  space, but one must then make the tradeoff between weight, volume, 
and reliability. 
Figure 11 shows a method similar to that used for the multichip LSI package for semipermanent 
connection to a multilayer epoxy-glass wiring board. The large space saving over the demountable connector 
i s  obvious. 
LSI Power Supply -Not Yet 
Unfortunately, no way has been found to put power supplies, ladder networks, coils, and some other 
discrete components in LSI form. Neither has LSI been able to replace all memory functions. We must 
therefore consider how these necessary system parts and LSI can be made compatible from a system 
integration standpoint. 
We have already described the use of hybrid-circuit technology in the form of a ceramic multilayer 
board. The same technology offers a solution to the packaging of circuits where power o r  passive component 
tolerances preclude their conversion to LSI form. Hybrid circuits a r e  planar in form. They can be 
stacked to form the same type of modules as made by stacking multiple LSI packages. They might even 
be included in a stack of multiple LSI packages. For  example, it might be desirable to have a local 
voltage regulator for a logic module included within the module. 
Memories such as  core stacks o r  plated-wire assemblies can be physically integrated with LSI by 
arranging their dimensions to be some integral multiple of the dimensions of the LSI and hybrid modules 
(including a connector i f  used.) Inclusion of auxiliary electronics along with the memory can reduce the 
number of inputs and outputs to the memory module. 
LSI and hybrid technology can be used to provide display decoding and drive circuitry packaged 
with o r  immediately adjacent to  display devices with little o r  no increase in volume. 
Interconnections Between Subsvstems 
The number of signals passing betweenvarious parts of a sybsystem will grow with increased system 
complexity. Fortunately, cables need not grow more numerous and bulky. The multiplexing of signals 
over transmission lines i s  often economically practical with LSI, and can reduce total system weight and 
cost evenwhen lines a r e  relatively short. Thenumber of lines and line connections will drop dramatically, 
but the quality of the connections and lines will have to be carefully controlled to insure good impedance 
matching 
CONCLUSION 
To keep the physical realization of asystem abreast of new components, such as  LSI, it i s  necessary 
to  emphasize an approach to the physical design which we have called "physical integration." The effects 
of the systematic application of this approach have been demonstrated. Ceramic multilayer wiring boards 
and r i se r  pins are  shown to serve double duty as both electrical interconnections and thermal paths. 
Table 1 summarizes the greatly improved packing density possible for LSI semiconductor chips as  a 
result. The packaging of other system components might best be done using a hybrid approach. Even the 
physical dimensions of core memories and the harnessing between subsystems will be strongly affected 
by LSI technology. 
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Figure 5 Schematic of ten lead flat packs containing dual nor gates 
interconnected using an epoxy-glass multilayer wiring board. 
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Figure 6 Schematic of thirty-six lead flat packs containing LSI (2 100 
gate equivalent) interconnected using an epoxy-glass multi- 
layer wiring board. 
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Figure 7 Ceramic multilayer wiring board package for in te r -  
connecting and ~ a c k a g i n g  LSI circuits.  
Figure 8 Multichip-LSI packages soldered directly into an epoxy-glass multi- 
layer  wiring board. 
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Figure 9 Module formed by stacking and joining five multichip- 
LSI packages. 
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Figure 10 Module (made from five multichip-LSI packages) plus connector 
interconnected using an epoxy -glass multilayer wiring board. 
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Figure 11 Module (made from five multichip-LSI packages) soldered 
directly into an epoxy-glass multilayer wiring board. 
